Three-phase inverter for motor drive applications by Jose, Irin
c© 2017 Irin Jose
THREE-PHASE INVERTER FOR MOTOR DRIVE APPLICATIONS
BY
IRIN JOSE
THESIS
Submitted in partial fulfillment of the requirements
for the degree of Master of Science in Electrical and Computer Engineering
in the Graduate College of the
University of Illinois at Urbana-Champaign, 2017
Urbana, Illinois
Adviser:
Associate Professor Kiruba Sivasubramaniam Haran
ABSTRACT
Electric drive design is one of the major aspects in the electric transporta-
tion technology. This thesis describes the design and testing of a 750 W
three-phase inverter for testing the control algorithm for a high-speed, high-
frequency 1 MW motor.
A general introduction to three-phase inverters, switching schemes and
various topologies is given and reasoning for the selection of the conventional
hex-bridge voltage source inverter (VSI) is provided. Further, the thesis pro-
vides a rationale for the selection of the switching device for the hex-bridge.
The designs of the pre-charge circuit, bootstrap circuit, short-circuit protec-
tion and PWM overlap protection circuit are also provided. The hardware
testing of the inverter with a purely resistive load was completed and the
results and the challenges faced are discussed.
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CHAPTER 1
INTRODUCTION
Achieving higher energy efficiency, lower harmful emissions, and lower au-
dible noise for aircraft are major issues that need to be resolved in order
to address environmental and resource conservation issues [1]. Electrifica-
tion of aircraft propulsion has been proposed to lower harmful emissions and
improve efficiency. Though complete electrification of aircraft may help to
solve environmental issues significantly, the challenges faced in achieving air-
craft electrification are numerous. Hence, hybrid electric aircraft have been
proposed as the first step in electrification of aircraft. One major challenge
in achieving aircraft electrification is weight. Hence to tackle this challenge,
machines having high power density (8hp/lb- four times the existing state of
art) have been proposed [2].
1.1 Background
A 1 MW machine with high speed, high frequency and high pole count, and
with air core with power density of 13.6 kW/kg (8 hp/lb) has been proposed
to meet the high power density requirements set by NASA to achieve hybrid
electric propulsion. An important aspect in the achieving hybrid electric
propulsion is the design of a high power density inverter to drive the 1 MW
motor. One aspect of the proposed high density motor design is the low
inductance of the winding. So in order to achieve sinusoidal winding current
and the required high density, a multilevel voltage inverter has been proposed.
In the proposed design, the 1 MW motor will be driven by five parallel 200
kW inverters. The control architecture for driving the motor with five parallel
inverters is as shown in figures 1.1 and 1.2.
The external connections to the coil winding of the motor are split into five
three-phase connections. Each three-phase connection is controlled by three
1
Figure 1.1: Control Architecture for 1 MW Motor Drive
single-phase 200 kW inverters. Each single-phase module is made up of multi-
ple flying capacitor multilevel inverters (FCMLs). Since each FCML module
requires multiple gating signals, the gating signals need to be provided from
ALTERA Max 10 FPGA modules. The control signals are provided to the
FPGA modules from TI Delfino master controllers.
Figure 1.2: Implementation of the Control Shown for One Section of Coil
2
1.2 Motivation
The unique nature of the machine design as well as the parallel inverter mod-
ule setup introduces various challenges in the implementation of the control
algorithm for the motor drive. So it is essential to test the motor drive
control algorithm on a conventional three-phase inverter with motor setup
available in the laboratory. Hence this work focuses on developing the 750
W conventional hex-bridge inverter. Once the inverter module is success-
fully developed and tested, similar inverters can be developed to implement
parallel control with gating signals provided from FPGA modules.
3
CHAPTER 2
THEORY
To describe the selection of the topology for the 750 W inverter, it is impor-
tant to understand the basic concept and topologies of three-phase invert-
ers and switching schemes. This chapter describes the various topologies of
three-phase inverters and the switching schemes.
2.1 Voltage Source Inverter
A three-phase voltage source converter receives DC voltage on one side and
converts it to three-phase AC on the other side. The name voltage source
inverter also implies that the input DC voltage should be stiff and ideally
the Thevenin impedance of the source should be zero [3]. The voltage source
inverter topology is used extensively in motor drive applications. Often,
when the inverter is used for motor drive applications, the input may be an
AC supply source and then the AC will need to be converted to DC using
a rectifier. The DC voltage obtained from the output of the rectifier will be
fluctuating in nature even after filtering, so to ensure that the input to the
inverter is stiff a DC voltage a DC link capacitor is used.
Voltage source inverters with rectifier motor drives can be classified into
two types based on the nature of the rectifier. The first type is inverter with
uncontrolled rectifier in the front end, in which the power flow is only in one
direction. The second type is the active front-end topology, in which the
power flows in both directions. The topologies of inverter with uncontrolled
rectifier front end and the inverter with active front end are shown in figures
2.1 and 2.2 respectively.
In the case of uncontrolled rectifier the diodes are used as switches, which
makes the power flow unidirectional, whereas in the rectifier configuration
with active front end, active switches such as Power IGBTs, MOSFETS, etc.
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Figure 2.1: Topology of Inverter with Uncontrolled Rectifier in Front End
are used, which allows for bidirectional flow of power. The active front end
topology is preferred when regenerative breaking is required.
The most commonly used switching schemes of voltage source inverters
are [3] as follows:
• Square wave PWM
• Sinusoidal PWM
• Space vector modulation
Other well known switching schemes are as follows [3] :
• Selected harmonic elimination (SHE) PWM
• Minimum ripple current PWM
• Hysteresis and band current control PWM
• Delta modulation
• Sigma-delta modulation
5
Figure 2.2: Topology of Inverter with Active Front End
2.1.1 Square Wave PWM - Six Step Operation
In square wave PWM the gating signals to switches in the three half-bridges
of the inverter are mutually phase-shifted by 120 degrees. This results in the
output voltage waveform with square-waveform and has six levels, hence this
mode of operation is also known as six step mode of operation. The formation
of the six steps with gating signals to switches in figure 2.1, mutually phase
shifted by 120 degrees, is shown in figure 2.3.
The sequence of gating signals to the switches can be seen from the turn-
on period of the switches in 2.3 (a), (b) and (c). The switches on the same
leg are turned on with phase shift of 180 degree and a dead time is added
between the turn-off and turn-on of the switches of the same leg to avoid
short circuit. The switches Q1, Q3, Q5 and Q2, Q4, Q6 are turned on and
off with a phase shift of 120 degrees. Thus the line-to-line voltages (Vab, Vbc
and Vca) will have the peak magnitude of the DC link voltage Vdc. And the
line to neutral will have a voltage amplitude of 0.67 Vdc.
The six-step mode of operation has characteristic harmonics in the wave-
form which are (6n± 1) of the fundamental, where n takes integer values.
The harmonics in the output waveform can be reduced by increasing the
number of steps in the output waveform. It is possible to attain 12-level and
18-level mode of operation by having multi-stepped hex-bridge inverters.
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Figure 2.3: Six Step Operation of VSI
2.1.2 Sinusoidal PWM
In the sinusoidal PWM method, a triangular wave with frequency fc is com-
pared with a sinusoidal wave having fundamental frequency fm. The trian-
gular wave is known as the carrier wave and the sinusoidal wave is known
as the modulating wave. The point of intersection of the carrier wave and
the modulation wave is used to determine the gating signal to the switches
7
Figure 2.4: SPWM Operation
of the hex-bridge inverter. The triangular carrier wave can be symmetric or
asymmetric, but usually the symmetric carrier wave is preferred as the har-
monic content is lower than in the asymmetric carrier wave. In a three-phase
inverter, three sinusoidal waves having fundamental frequency are compared
with the carrier wave. Whenever the modulating wave is larger than the car-
rier wave, the upper switches in each half-bridge (Q1, Q2, Q3) of figure 2.1
are turned on and whenever the modulating wave is smaller than the carrier
wave the lower switches (Q2, Q4 and Q6) are turned on. The representation
of SPWM for three-phase is shown in figure 2.4. When the modulating wave
of Phase A intersects with the carrier wave, the control signals to turn on
and turn off the switches of Phase A are generated, and the gate signals of
Phase B and Phase C are generated in similar fashion.
The amplitude of the output voltage waveform can be controlled by varying
the modulating index of the sine wave PWM. The modulating indices of sine
wave PWM are defined as
ma =
Vm
Vc
(2.1)
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mf =
fc
Vm
(2.2)
where Vm and Vc are the peak values and fm and fc are the frequency of the
modulating and carrier wave respectively. The peak value of the
fundamental component of the output phase voltage is given by the
following equation:
Vphase = ma ∗ Vdc
2
(2.3)
2.1.3 Space Vector Modulation
The space vector modulation is the most preferred pulse width modulation
method and is extensively used in industry. The ON or OFF states of the
switches in the two-level three-phase inverter in figure 2.1 can be represented
as switching states. There are eight different switching states possible for the
combination ON and OFF of the six switches without any short circuit. The
switching states are shown in table 2.1.
Table 2.1: Space Vectors, On-State Switches, Phase and Line Voltages
No. ON-State Switch Van Vbn Vcn Vab Vbc Vca Vector State
1 Q4,Q6,Q2 0 0 0 0 0 0 OOO
2 Q4,Q6,Q5 −Vdc/3 −Vdc/3 2Vdc/3 0 −Vdc Vdc OOP
3 Q4,Q3,Q2 −Vdc/3 2Vdc/3 −Vdc/3 −Vdc Vdc 0 OPO
4 Q4,Q3,Q5 −2Vdc/3 Vdc/3 Vdc/3 −Vdc 0 Vdc OPP
5 Q1,Q6,Q2 2Vdc/3 −Vdc/3 −Vdc/3 Vdc 0 −Vdc POO
6 Q1,Q6,Q5 Vdc/3 2Vdc/3 Vdc/3 Vdc −Vdc 0 POP
7 Q1,Q3,Q2 Vdc/3 Vdc/3 2Vdc/3 0 Vdc −Vdc PPO
8 Q1,Q3,Q5 0 0 0 0 0 0 PPP
The states when the output voltages are completely zero [PPP] and [OOO]
are zero states, and the other states are called active states. In the space
vector modulation method, these active and zero states are represented as
vectors. Apart from the active and zero states there is also a reference vector
Vref which is rotating in nature, whereas the active and zero vectors are
stationary in nature. The reference vector Vref rotates at an angular velocity
ω = 2Πf (2.4)
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where f is the frequency of the fundamental output voltage. The space
vector diagram of the active and zero states is in figure 2.5.
Figure 2.5: Space Vector Diagram
The modulation index in space vector modulation is
ma =
√
3Vref
Vdc
(2.5)
and the maximum possible magnitude of reference vector is
Vref,max =
Vd√
3
(2.6)
Therefore, the maximum value of fundamental line-to-line rms voltage is [4]
Vmax,SVM = 0.707Vdc (2.7)
2.2 Current Source Inverter
In the current source inverter a stiff dc current is provided at the input of
the inverter and an AC voltage is obtained at the output. An inductor is
10
Figure 2.6: Current Source Inverter with Front End Rectifier
used to maintain stiff current source in the input in case of a converter with
rectifier front end. The topology of a current source inverter with rectifier
front end is shown in figure 2.6.
The current source inverter has the bidirectional output capacitor to pre-
vent voltage spikes when the switching devices commutate from outgoing
phase to incoming phase [4]. There are various switching schemes possible
for the current source inverter such as the trapezoidal modulation, selective
harmonic elimination and space vector modulation.
The current source inverter is less popular for industrial drives due to the
presence of bulky inductors, which increases weight and decreases the power
density.
2.3 Three-Phase Four-Wire Topology
The inverter topologies discussed in the chapter so far are three-phase three-
wire topology. There is another group of three phase inverters with four wires
without transformers. The four-wire topologies are generally of three types:
the three-phase four-wire topology with multi-string inverter, the three-phase
four-wire topology with split dc-link, and having four legs in the inverter with
the neutral point connected to the mid-point of the fourth leg. The multi-
string inverter topology and the slit wire topology are as represented in figure
2.7 and figure 2.8 respectively.
The three-phase four-wire topology with multi-string inverter consists of
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Figure 2.7: Three-Phase Four-Wire topology with Multi-String Inverter [5]
Figure 2.8: Three-Phase Four Wire Topology with Split dc-link [5]
three single-phase hex-bridge inverters connected to a common neutral point.
In the split dc-link topology the neutral is connected to a point between two
dc capacitors on the dc link. The split dc-link topology is preferred due to
12
the usage of fewer semiconductor switches and independent control [5]. But
it is important to ensure that the voltage is balanced in the split dc-link
topology.
2.4 Multilevel Inverters
In multilevel converters several levels of voltages are generated, which helps
in increasing the number of levels in the output voltage waveform and thus in-
creases the sinusoidal nature of the output waveform and helps in decreasing
the harmonic content in the output. The three common types of multilevel
inverter are the cascaded multilevel topology, the diode clamped multilevel
inverter topology and the flying capacitor multilevel inverter topology [6].
The three topologies are represented in figure 2.9.
Figure 2.9: Multilevel Inverter Topologies [5]
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CHAPTER 3
HARDWARE DESIGN
In this chapter the hardware design of the inverter is described. The objective
was to develop an inverter module with a power capability of 750 kW, so as
to develop a test setup to test the control algorithm developed for the 1 MW
high-speed, high-frequency motor. It was proposed to build an inverter rather
than use a commercial inverter or a development kit, so as to facilitate the
use of different control modules in different stages of testing the algorithm.
3.1 Design Scheme
The overall architecture of the inverter board is represented in figure 3.1.
The inverter board is supplied power directly from the DC power source.
An external power supply is also provided to power the integrated circuits
within the chip. The gating signals are provided from TI C2000 controller
board and the voltage and current feedback are fed back to the board. The
current sensor is integrated to the board to sense the output current for
control feedback.
In the design of the inverter, the crucial design aspect is the selection of
the switching device. While selecting the switching device the major factors
taken into consideration are the switching frequency and power handling
capacity of the switches. While selecting the switching device, it is possible
to purchase a single IGBT/MOSFET, an IGBT/MOSFET module or an
integrated solution. In case of a single IGBT/MOSFET the three-phase
inverter board design will encompass six individual IGBT/MOSFET switches
with gate drive circuitry for each switch. In an IGBT/MOSFET module two
or more IGBT/MOSFETs are packaged into a single module, whereas in
an integrated solution an individual chip will contain three legs having two
switches each with the gate drive circuitry within one package.
14
Figure 3.1: Illustration of Board Design Outline
In this inverter design, a choice was made to use an integrated power drive
module for the switches, because it reduces the number of parts on the board
and increases reliability. It can also help to reduce losses and minimize EMI
issues as the modules integrate optimized gate drive with the switches.
While shortlisting the integrated power drive module it was observed that
though MOSFET power drive solutions allowed for higher switching fre-
quency, the power requirement was not satisfied in the available choice of
MOSFET power modules. Hence, the decision was made to select the IGBT
integrated module for the design of the inverter. Based on the requirements,
FNB51560TD1 Motion SPM 55 Series Fairchild Semiconductor IC was se-
lected. The specifications of the FNB51560TD1 module are presented in
table 3.1. The integrated module provides additional in-built features such
as under-voltage lockout, inter-lock function, over-current shutdown, thermal
monitoring of the drive IC, and fault reopening [6].
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Table 3.1: FNB51560TD1 Integrated Power Module Ratings [6]
Symbol Parameter Rating Unit
Vpn Input Power Supply Voltage 450 V
Vpn(surge) Input Supply Voltage Surge 500 V
Vdd Control Supply Voltage 20 V
±Ic Each IGBT Collector Current 15 A
fpwm PWM input signal frequency 20 kHz
Tj Operating Junction Temperature 40∼150 C
3.2 DC Link Capacitor
A DC link capacitor is connected across the DC power input positive pin and
the power ground. The DC link capacitor is required to maintain robustness
to the input DC voltage and for energy storage. Electrolytic capacitors are
generally used as DC link capacitor as they offer substantial capacitance
per unit and volume and are cost-effective. However, electrolytic capacitors
suffer from short life-span, low ripple current capability due to high ESR and
ESL, and high thermal resistance limiting heat transfer [7]. In recent years
electrolytic capacitors have been replaced by metal film capacitors as they
have been determined to be superior to electrolytic capacitors in size, weight
and lifetime attributes [7]. Low ESR and ESL in metal-film capacitors allow
for significantly lower capacitance for the same requirements as compared to
the electrolytic capacitors [8].
In this design, an electrolytic capacitor and a metal-film capacitor are
connected in parallel. The metal-film capacitor also suppresses the surge
voltage caused by the dc-link wiring or PCB pattern inductance. The dc-
link capacitor sizing relation with voltage ripple is [9]
Cdclink =
Pmax
(Vdc ∗ 4Vripple ± 1
2
4 V 2ripple)fsw
(3.1)
where fsw is the switching frequency, Pmax is the maximum power
capability of the inverter, and Vdc and Vripple represent the dc-link voltage
and voltage ripple respectively
.
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For the 750 W three-phase VSI design, a 450 V, 680 µF KEMET aluminum
electrolytic capacitor and a 400 V, 5 µF KEMET film capacitor was
selected as dc-link capacitors.
3.3 Pre-Charge Circuit
During the power-up of the input power supply to the inverter, due to the
step response nature of capacitive charging, a heavy inrush current flows
into the capacitor before it decays to the steady state condition. The inrush
current magnitude is usually much higher than the rating of the devices and
causes high stress on the devices.
Implementing a pre-charge circuit in the circuit design helps to limit the
inrush current to the capacitor during the power-up. By employing a pre-
charge circuit, the capacitor charging is treated as load transient [10]. The
capacitor is allowed to reach steady state before the full power flow is al-
lowed through the capacitor. Increasing the charging period also reduces
the pulsed current effect on the capacitor [10]. The pre-charge circuit design
implemented in the three-phase inverter is shown in figure 3.2.
Figure 3.2: Pre-Charge Circuit
In this design of the pre-charge circuit, during the power-up period the
gate signal to the MOSFET is low and hence the power flows through the
power resistor. Once the capacitor reaches its steady state, the gate signal
to the MOSFET is set to high creating a zero resistance path through the
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MOSFET. The resistance value of the power resistor is calculated based the
amount of the time the capacitor should take to reach the steady state. The
resistance is determined from the following time constant expression:
τ = Rpr ∗ Cdclink (3.2)
Rpr =
τ
Cdclink
(3.3)
where Rpr is the resistance value of the power resistor and Cdclink is the
capacitance of the dc-link capacitor.
The power rating of the power resistor is calculated as:
Ppr =
1
2
CdclinkV
2
dc (3.4)
where Ppr is the power rating of the power resistor and Vdc is the input DC
voltage.
For the implemented design, a 300 Ω, 100 W through-hole Rideon resistor
and IRF730PBF MOSFET are used in the pre-charge circuit.
3.4 Bootstrap Circuit
The bootstrap circuit is used when an N-channel power MOSFET/IGBT is
used on the high side and the input voltage level prevents the use of direct-
gate drive circuit [11]. A bootstrap circuit usually consists of a bootstrap
diode Dbs, a bootstrap capacitor Cbs and a bootstrap resistor Rbs. The
bootstrap capacitor is used as the control supply for driving the high-side
IGBT [12]. The bootstrap capacitor is charged by the bootstrap resistor
and bootstrap diode when the voltage at the ground terminal goes down to
GND potential during the inverter operation. The charging of the bootstrap
capacitor when the low-side IGBT is ON in the IGBT integrated module is
as shown in figure 3.3. A bootstrap circuit helps to drive the high-side IGBT
without any external power supply.
Though the bootstrap circuit method is simple and inexpensive, the on-
time and duty cycle are limited by the need to refresh the charge in the
18
Figure 3.3: Bootstrap Circuit-Charging of Bootstrap Capacitor
bootstrap capacitor. The on-time of the low side IGBT should be sufficient
to ensure that the bootstrap capacitor Cbs is fully recharged and this creates
a minimum on-time (off-time) for the low-side (high-side) IGBT [13].
The bootstrap capacitance can be calculated as [13]
Cbs =
Ileak ∗ 4t
4Vbs (3.5)
where 4t is the maximum on pulse width of the high side IGBT, 4Vbs the
allowable discharge voltage of Cbs, and Ileak the maximum discharge current
of Cbs.
For FNB51560TD1, the recommended value of Ileak is 0.5 mA. The plot of
bootstrap capacitance at various frequencies with 4Vbs of 0.1 V is shown in
figure 3.4.
The bootstrap voltage ripple is influenced by the bootstrap resistor, load
conditions, output frequency and switching frequency, and it is important
to select the values of the bootstrap circuit based on the operating condi-
tions [13]. In the board design 33 µF , 35 V capacitors are used as boot-
strap capacitor. To avoid breakdown from noise disturbance in the power
19
Figure 3.4: Plot of Bootstrap Capacitance on Variation in Switching
Frequency [13]
supply, low ESR, low ESL ceramic capacitors are all mounted close to the
FNB51560TD1 pins in parallel with the bootstrap capacitors.
3.5 Short Circuit Protection
In the FNB51560TD1 integrated power module the collector pins of low-side
IGBTs of the three legs are externally connected to three pins Nu, Nv and
Nw. These pins are externally connected through shunt resistors (Rshunt) to
the power ground. Since the collector current flows through each phase, the
voltage signals at these pins are used to detect short circuit. The voltage
signals obtained are scaled using an op-amp circuit and compared with ref-
erence signal to determine short circuit in the circuit. The signals from the
three comparators (from each phase) are passed through an OR gate and to
an over-current protection latch which gives a high/low signal to the CSC
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pin of the integrated module. The CSC pin enables shut-down of the module
when the signal is high. This ensures hardware protection, providing a fast
response during short circuit.
3.5.1 Shunt Resistor Calculations
The value of the shunt resistor for each phase is calculated by the following
equations [13].
The maximum current trip level depending on the user application is
ISC(max) = 1.5 ∗ IC(max) (3.6)
where
ISC(max) maximum value of short circuit current
IC(max) is the collector current through the low-side IGBT.
The short-circuit trip reference voltage is provided in the datasheet and for
FBB51560TD1, VSC(ref) = min 0.45 V, typically 0.5 V, maximum of 0.55 V,
and
ISC(max =
VSC(max)
RSHUNT (min)
(3.7)
RSHUNT (min) =
VSC(min)
ISC(max)
(3.8)
If the deviation in the shunt resistor value is limited to ± d %, then
RSHUNT (typ) =
RSHUNT (min)
(1− d ∗ 0.01) (3.9)
RSHUNT (max) = RSHUNT (min) ∗ (1 + d ∗ 0.01) (3.10)
and the short circuit trip current level becomes
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ISC(typ) =
VSC(typ)
RSHUNT (typ)
(3.11)
ISC(min) =
VSC(min)
RSHUNT (max)
(3.12)
Inverter output power is
POUT =
√
3√
2
∗MI ∗ VDCLink ∗ IRMS ∗ PF (3.13)
where
MI = modulation index
VDCLink = DC link voltage
IRMS = maximum load current of inverter; and
PF = power factor
Average DC current is
IDCAvg =
VDCLink
Pout ∗ η (3.14)
where η = inverter efficiency
The power rating of the shunt resistor is given by
PSHUNT = (I
2
DCAV G
∗RSHUNT ∗Margin)/DeratingRatio (3.15)
where
RSHUNT = shunt resistor typical value at TC = 25
◦
Derating ratio = derating ratio of the shunt ratio TSHUNT = 100
◦, to
be determined from the datasheet of the shunt resistor
Margin = safety margin estimated by the user
For 750 W, the shunt resistor values were determined to be 20 mΩ and the
power rating is 2 W.
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3.5.2 SC Protection Circuit Schematic
The voltage signals from pins Nu, Nv and Nw of FNB51560TD1 are scaled
using OPA2350 with reference to VSC(ref)(0.45V ) to get Ifbu , Ifbv and Ifbw .
The circuit schematic for generating Vref and for obtaining Ifbu , Ifbv and Ifbw
is shown in figure 3.5.
Figure 3.5: Circuit Schematic for Generating Ifbu , Ifbv and Ifbw
The Ifbu , Ifbv and Ifbw are then compared with overcurrent threshold refer-
ence using comparator TLV3502. If short circuit occurs in any of the legs of
the hex-bridge of the three-phase inverter of FNB51560TD1, the comparator
with input from that specific branch will give an output high. The compara-
tor outputs of each of the three branches, known as the trip signals (TRP-U,
TRP-V, TRP-W), are then input to the LVC1G332 OR gate. If any trip
signal is high, the OR gate will output high, else give a low output. The
output from the OR gate is then input to the clock of a DQ register, which
then triggers high in case of fault. The output from the DQ register is fed
to the CSC pin which enables the short-circuit shutdown in case of a fault.
The schematic for generating over-current fault signal is shown in figure 3.6.
23
Figure 3.6: Over-current Fault Signal Generation Circuit
3.5.3 RC Filter
It is important to have an RC filter in the short-circuit protection circuit,
to prevent circuit malfunction due to noise interference [12]. The RC time
constant is determined depending on applied noise time and short circuit
current withstanding time. The RC filter delay (t1) is required for the CSC
pin to rise to the short-circuit protection level when the external over-current
protection latch circuit is not employed.
When the fall in voltage on the shunt resistor exceeds the reference trip
level, the filter delay time (t1) can be calculated from the following expression
[12]:
Vsc = Rshunt ∗ Ic ∗ (1− ε
t1
r ) (3.16)
t1 = −τ ln(1− VSC
Rshunt ∗ Ic ) (3.17)
where
Vsc is the CSC terminal input voltage
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Ic peak current
τ RC time constant
The time delay in the CSC reaching the trip reference and shutdown of
the IGBT is represented as t2. Typical values of t2 are around 1.5 µs and
take up to a maximum of 2 µs.
The total time delay from the time of short circuit to the shutdown of
IGBT is t1 + t2.
3.6 Voltage and Current Sensing
The input DC voltage, phase voltage and output current feedback are re-
quired for the control algorithm of the motor drive. The input dc voltage
and three-phase output phase voltage are fed back to the controller with the
help of the resistance divider circuit and the schematic is shown in figure 3.7.
Figure 3.7: Voltage Feedback Circuit
The current feedback is done with the help of an LTS-25-NP Hall effect
current sensor.
3.7 Gate Signal Circuitry
The gate signals provide the control to the built-in IGBTs in the integrated
module. When sufficient logic voltage (3.3 V/5 V) is supplied to the gate
signal pins, the IGBT turns on. To prevent signal oscillations, RC coupling
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circuits are connected to the gate signal input pins as shown in figure 3.8 [13].
The recommended values of Rs and Cs are 100 Ω and 1 nF respectively.
Figure 3.8: RC Coupling Circuit [13]
A hardware protection circuit is employed to prevent short circuit due to
PWM overlap. The gating signals to IGBTs on the same leg are passed
through NAND and AND gate logic circuitry to ensure that both the signals
are not turned ON at the same time. The PWM overlap protection circuit
is shown in figure 3.9.
Figure 3.9: PWM Overlap Protection Circuit
The gating signals to the same leg are first passed through a NAND gate so
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that the output logic will be high only if the input signals are complementary.
Then subsequently the output from the NAND gate is input along with the
original signal through an AND gate.
27
CHAPTER 4
EXPERIMENTAL SETUP, RESULTS AND
DISCUSSION
In this chapter the developed hardware and the setup for testing are de-
scribed. The results obtained from the test are also discussed in this chapter.
4.1 Hardware
A PCB of the 750 W inverter developed by integrating FNB51560TD1 and
peripheral circuit is shown in figure 4.1.
Figure 4.1: Three-phase 750 W PCB - First Prototype
This PCB was the first prototype developed for the 750 W inverter and
is the most basic model without additional sensing and protection circuits.
The developed inverter is built on a two-layer PCB of size 6.5 cm × 8.3 cm.
28
This board was successfully tested to the rated power of the FNB51560TD1
module.
Figure 4.2 shows the second prototype of the inverter with additional fea-
tures developed after the successful testing of first board such as the current
and voltage sensing, short circuit protection circuit and the PWM overlap
protection circuit. The Orcad layout and schematic of the second prototype
are shown in Appendix A and Appendix B, respectively.
Figure 4.2: Three-Phase 750 W PCB - Second Prototype
4.2 Experimental Setup
The testing of the first PCB prototype was done in the laboratory with three
phase Y-connected load. A heat sink was attached to the FNB51560TD1
integrated module using thermal paste and mounting screws. The inverter
was then placed in an enclosure to ensure safety during testing. The PCB
board within the enclosure is shown in figure 4.3.
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Figure 4.3: Inverter PCB with Enclosure
The power input to the inverter is provided by a Magna Power DC power
supply, pictured in figures 4.4, capable of supplying upto 500 V and 3 A.
Figure 4.4: Power Supply for Testing
The power for the 15 V DC and 5 V DC input to the inverter integrated
module is provided by the logic supply having three-phase input and DC
output, shown in figure 4.5.
The three-phase AC output from the inverter was supplied to a three-phase
Y-connected load having 80 Ω resistance per phase, shown in figure 4.6.
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Figure 4.5: DC Logic Supply
Figure 4.6: Experimental Setup - Y Connected Resistive Load
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The control signals to the inverter were generated from the TMS320F28069
DSP control board. The SPWM method was used for the testing of the in-
verter board. Two main features of the F28069 DSP were used for generating
gating signals in SPWM: the Analog-to-Digital Conversion (ADC) Module
and PWM module. The F28069 DSP has a 12-bit ADC core with 16 channel
sequencer which can be configured independently as two 8 channel sequencers
or as a cascaded 16 channel sequencer [14]. The ADC module has a flexible
interface with the enhanced PWM (ePWM) module. There are two ways of
generating sinusoidal PWM. In the first algorithm the duty cycle is modu-
lated by generating a reference sinusoidal signal, and in the second algorithm
duty cycle is modulated by using a sinusoidal look-up table.
Figure 4.7: Gating Signals
In this thesis the SPWM is generated by using the reference sinusoidal
signal. The frequency and amplitude information are stored in the ADC.
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The F28069 can only generate one reference signal, and the other reference
signals with phase shift of 120 degrees to main reference signals are generated
by using time delay functions. The signals are then compared with the
triangular carrier wave. The signals generated have a fundamental frequency
of 60 Hz and switching frequency of 10 kHz. The generated PWM to the
upper and lower switches of a leg is shown in figure 4.7. The signals generated
are complementary with dead-band time to avoid short circuit. The C code
used for testing the inverter is given in Appendix C.
4.3 Results and Discussion
The inverter was tested initially at low power ranges and gradually tested to
its rated value. The voltage, current and power were obtained by the two-
watt-meter method. The voltage, current and power readings at the rated
value captured on the power meter are shown in figure 4.8.
Figure 4.8: Experimental Result-Power Meter Readings
The voltage, current, output power and efficiency for various values of
input voltage for the three-phase inverter are tabulated in table 4.1. The
unfiltered output voltage and current waveform at rated power are shown in
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figure 4.9. To observe the sinusoidal nature and clearly visualize the three-
phase waveform, the output voltages were filtered before capturing them on
the oscilloscope and the waveforms at rated and half the rated values are
shown in figures 4.10 and 4.11.
Table 4.1: Experimental Results
Vdc(V ) Idc(A) Vl−l(V ) Iph(A) Pout(W ) η %
50.5 0.239 30 0.213 12 99.5
100.5 0.467 61 0.435 46 98.2
150.5 0.704 92 0.654 104 98.1
200 0.937 122 0.871 184 98.2
250.7 1.179 154 1.098 292 98.7
300.2 1.412 184 1.312 420 99.1
350.2 1.648 215 1.533 570 98.7
400.6 1.882 246 1.751 746 98.9
404.5 1.897 248 1.764 758 98.7
Figure 4.9: Unfiltered Output Voltage and Current Waveform-Rated Power
The initial testing of the inverter was done at a switching frequency of
20 kHz. However, at about 145 V AC line-to-line voltage, the voltage and
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Figure 4.10: Output Voltage and Current Waveform-Rated Power
Figure 4.11: Output Voltage and Current Waveform
current started decreasing rapidly due to the overheating of the IGBT inte-
grated power module. Hence, the switching frequency was reduced and a fan
was attached to one of the sides of the enclosure which helped in achieving
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the rated power at 5 kHz. To increase the switching frequency further, it
is important to have a better cooling process. Hence in the second PCB
prototype, the IGBT integrated power module is attached to the lower side
of the PCB board shown in figure 4.12 and the heat sink extends out of the
enclosure to open air. This allows for a better cooling system and is expected
to run at the rated power at a higher switching frequency.
Figure 4.12: Heat Sink Attached to Lower Side of Second PCB Prototype
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CHAPTER 5
CONCLUSION
A high power density, high speed, 1 MW motor and high power density
inverter have been proposed to enable the advancement of hybrid electric
propulsion. The developed idea intends to run the 1 MW motor with the
parallel operation of five three-phase 200 kW inverters. Since the high-power-
density motor has very low inductance, the flying capacitor multilevel topol-
ogy has been proposed to produce sinusoidal output voltage. Due to the
unique nature of the motor design, inverter design and the assembly scheme,
a conventional 750 W inverter was designed to test the control algorithm.
An initial study was done on the three-phase inverters, and we introduced
voltage source inverter, current source inverter, four-wire topologies and the
multilevel inverter topologies. The three-phase hex-bridge voltage source
inverter (VSI) topology was selected due to its simplicity as compared to
the multilevel inverters and because of higher power density as compared
to the current source inverters. Various switching schemes of the VSI were
introduced and the square wave PWM, sinusoidal PWM and space vector
modulation were explored in detail. The square wave PWM method has
high harmonic content as compared to SPWM and SVM, and the line-to-line
voltage generated by SPWM is 15.5 % higher than the SVM; hence SPWM
was selected as the modulation technique for the three-phase inverter.
The design of the three-phase VSI was explored subsequently, and we de-
tailed the design of the dc-link capacitor, the pre-charge circuit for protection
from inrush current to the dc-link capacitor, the design of the bootstrap cir-
cuit for high-side gate drive circuit, the short circuit protection circuit and
the PWM overlap protection circuit. Two prototypes of the inverter PCB
were developed. The testing of the first prototype was completed success-
fully to the rated value by 5 kHz switching frequency, which is lower than
the expected 15 kHz switching frequency due to overheating of the IGBT
integrated power module. Hence, the second prototype of the PCB was de-
37
signed so as to have the heat sink of the integrated power module exposed
to the outside air.
More testing needs to be done on the second PCB prototype to ensure
that the inverter testing is successful at higher frequencies. Further testing
needs to be done to have multiple inverters with individual control modules
to control the same load. Further FPGA integration with DSP and the
inverters needs to be explored.
38
REFERENCES
[1] H. Huang, “Challenges in More Electric Aircraft (MEA),” 2015.
[Online]. Available: http://tec.ieee.org/newsletter/july-august-2015/
challenges-in-more-electric-aircraft-mea
[2] M. D. Hathaway, R. DelRasario, and N. K. Madavan, “NASA
Fixed Wing Project Propulsion Research and Technology Development
Activities to Reduce Thrust Specific Energy Consumption,” Jul 2013.
[Online]. Available: https://ntrs.nasa.gov/search.jsp?R=20140009571
[3] B. K. Bose, Modern power electronics and AC drives. PHI Learning,
2012.
[4] B. Wu and M. Narimani, High-Power Converters and AC Drives. IEEE
Press, 2017.
[5] B. Meersman, B. Renders, L. Degroote, T. Vandoorn, J. De Kooning,
and L. Vandevelde, “Overview of Three-phase Inverter Topologies for
Distributed Generation Purposes,” in i-SUP 2010 : Innovation for Sus-
tainable Production, Proceedings, 2010, pp. 24–28.
[6] J.-S. Lai and F. Z. Peng, “Multilevel Converters-A New Breed of Power
Converters,” IEEE Transactions on Industry Applications, vol. 32, no. 3,
pp. 509–517, May 1996.
[7] M. Salcone and J. Bond, “Selecting Film Bus Link Capacitors for High
Performance Inverter Applications,” in 2009 IEEE International Elec-
tric Machines and Drives Conference, 2009.
[8] B. Karanayil, V. G. Agelidis, and J. Pou, “Evaluation of DC-link De-
coupling Using Electrolytic or Polypropylene Film Capacitors in Three-
Phase Grid-Connected Photovoltaic Inverters,” in IECON 2013 - 39th
Annual Conference of the IEEE Industrial Electronics Society, 2013.
[9] R. Lai, “Analysis and Design for a High Power Density Three-Phase
AC Converter Using SiC Devices,” Dec 2008. [Online]. Available:
https://vtechworks.lib.vt.edu/handle/10919/30155
39
[10] R. Hamilton, “Designing a BCM Precharge Circuit,” 2016. [Online].
Available: http://www.vicorpower.com/documents/application notes/
an Designing BCM Precharge Circuit.pdf
[11] ON Semiconductor, “Design and Application Guide of Bootstrap
Circuit for High-Voltage Gate-Drive IC,” 2012. [Online]. Available:
https://www.fairchildsemi.com/application-notes/AN/AN-6076.pdf
[12] Mitsubishi Electric, “MINI DIPIPM Ver.4 Series Application
Note PS21765 / PS21767 / PS21767- V,” 2012. [Online].
Available: http://www.mitsubishielectric.com/semiconductors/files/
manuals/mini dipipm ver4 rev2 e.pdf
[13] ON Semiconductor, “Smart Power Module, Motion SPM 55 V2 Series
Users Guide,” 2015. [Online]. Available: http://www.mouser.com/ds/
2/149/AN-9098-888034.pdf
[14] Texas Instruments, “TMS320F2809, TMS320F2808, TMS320F2806
TMS320F2802, TMS320F2801, TMS320C2802 TMS320C2801,
TMS320F28016, TMS320F28015 Digital Signal Processors Data Man-
ual,” 2012. [Online]. Available: http://www.ti.com/lit/ds/symlink/
tms320f2809.pdf
40
APPENDIX A
PCB BOARD LAYOUT
Figure A.1: PCB Top Layer
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Figure A.2: PCB Bottom Layer
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APPENDIX B
PCB SCHEMATIC
Figure B.1: PCB Schematic
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APPENDIX C
TMS320F28069 SINUSOIDAL PWM
GENERATION CODE
// Codegen Float ing Point RTS Library
#inc lude ”C28x FPU FastRTS . h”
#inc lude ”IQmathLib . h”
// #inc lude <IQmath . h>
#inc lude ”math . h”
#inc lude ”DSP28x Project . h” // Device Head e r f i l e and Examples Inc lude
F i l e
/∗ IQ math w i l l need to be used to implement t r i g f unc t i on s . You can f i nd
more in fo rmat ion on t h i s on l i n e
∗
∗/
#inc lude ” Va r i a b l e De f i n i t i o n s . h”
// Global v a r i a b l e d e f i n i t i o n s .
// The duty r a t i o f o r use in a DC−DC mode i s s e t in the Va r i a b l e De f i n i t i o n s
. h f i l e . Do not s e t i t here .
// f l o a t main duty = DUTY;
f l o a t main duty1 , main duty2 , main duty3 ; //= DUTY;
// p i
#de f i n e PI 3.14159265359
// sq r t (2 )
#de f i n e sq r t2 1.41421356237
// number o f s t ep s f o r fundamental s i n e wave
// int32 N = 80000 / 0 . 0 6 ;
// f l o a t s t e p s i z e = 1 / 80000000;
// Local v a r i a b l e d e f i n i t i o n s
in t32 per iod ; // Var iab le f o r
per iod o f the ePWM counter .
in t32 deadtime = 2 ; // Deadtime between
complementary ePWM s i g n a l s ( in c l o ck c y c l e s ) .
i n t32 phase = 360/( num levels −1) ; // Phase s h i f t between each ePWM
module .
in t32 s y s c l k = 80000 ; // Clock speed o f F28069 in
kHz = 80MHz
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i n t32 ps2 ; // Var iab l e s to s t o r e phase s h i f t f o r ePWM
modules in un i t s o f c l o ck counts .
in t32 ps3 ;
in t32 ps4 ;
in t32 ps5 ;
in t32 ps6 ;
in t32 o f f s e t = 2 ; // O f f s e t o f second PWM from the f i r s t PWM
//ADC Var iab l e s
in t32 ConversionCount = 0 ; // Var iab le to keep track o f the number o f
r ead ings being averaged .
in t32 V1 ; // Var i ab l e s f o r
in s tantaneous r ead ings and average r ead ings .
in t32 V2 ;
in t32 V1 avg ;
in t32 V2 avg ;
in t32 num points ; //Number o f po in t s in a complete
s i n e wave . Used f o r AC PWM modulation .
f l o a t s tep ;
in t32 index = 1 ; //Current p o s i t i o n in s i n e wave when
us ing AC PWM modulation .
// Function d e f i n i t i o n s
//Function to s e t up the two CPU t imers .
void Init cput imer s in TMU ()
{
// Timer 0 i s used to t r i g g e r changes in PWM duty in AC mode .
// setup s i n e wave number o f po in t s and step s i z e
// MODIFIED : num points i s now per iod , not 2∗ per iod .
// we intend to generate f u l l 60 Hz s i n e wave , not inve r t ed ha l f−
s i n e wave ( which turns to 120 Hz)
num points = per iod ;
s tep = 1.0/ num points ;
// Make sure t imer i s stopped :
CpuTimer0Regs .TCR. b i t .TSS = 1 ;
// I n i t i a l i z e t imer per iod to maximum: number o f sw i t ch ing s in
fundamental c y c l e
in t32 t imer0 pe r i od = sy s c l k ∗1000/ fundamenta l f requency /num points ;
CpuTimer0Regs .PRD. a l l = t imer0 pe r i od ;
// I n i t i a l i z e pre−s c a l e counter to d iv id e by 1 (SYSCLKOUT) :
CpuTimer0Regs .TPR. a l l = 0 ;
CpuTimer0Regs .TPRH. a l l = 0 ;
// Reload a l l counter r e g i s t e r with per iod value :
CpuTimer0Regs .TCR. b i t .TRB = 1 ;
// Enable t imer 0 i n t e r r up t
CpuTimer0Regs .TCR. b i t . TIE = 1 ;
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// Star t the t imer
CpuTimer0Regs .TCR. b i t .TSS = 0 ;
// Timer 1 i s used to t r i g g e r ADC read ings and the cor re spond ing
i t e r a t i o n s o f the c on t r o l a lgor i thm .
//See Adc i s r .
// Make sure t imer i s stopped :
CpuTimer1Regs .TCR. b i t .TSS = 1 ;
// I n i t i a l i z e t imer per iod to maximum: We want the con t r o l to run around
1/10 th the swi t ch ing frequency , so we w i l l
// over sample by 10X and average .
in t32 t imer1 pe r i od = sy s c l k /ADC frequency ; //The r a t i o o f the system
c lock f requency to the ADC frequency w i l l g ive
// the number o f c y c l e s r equ i r ed in the r e g i s t e r .
CpuTimer1Regs .PRD. a l l = t imer1 pe r i od ;
// I n i t i a l i z e pre−s c a l e counter to d iv id e by 1 (SYSCLKOUT) :
CpuTimer1Regs .TPR. a l l = 0 ;
CpuTimer1Regs .TPRH. a l l = 0 ;
// Reload a l l counter r e g i s t e r with per iod value :
CpuTimer1Regs .TCR. b i t .TRB = 1 ;
// Enable t imer 1 i n t e r r up t
CpuTimer1Regs .TCR. b i t . TIE = 1 ;
// Star t the t imer
CpuTimer1Regs .TCR. b i t .TSS = 0 ;
}
// This i s the main func t i on f o r s e t t i n g up the PWM r e g i s t e r s .
//∗∗∗ PWM operat i on i s d i s cu s s ed in TI document SPRUH18E ∗∗∗
void In i t phase sh i f t ed pwm ()
{
// enable c l o c k s f o r PWM1, PWM2, PWM3, PWM4, PWM5, PWM6
SysCtrlRegs .PCLKCR1. b i t .EPWM1ENCLK = 1 ; // ePWM1
SysCtrlRegs .PCLKCR1. b i t .EPWM2ENCLK = 1 ; // ePWM2
SysCtrlRegs .PCLKCR1. b i t .EPWM3ENCLK = 1 ; // ePWM3
SysCtrlRegs .PCLKCR1. b i t .EPWM4ENCLK = 1 ; // ePWM4
SysCtrlRegs .PCLKCR1. b i t .EPWM5ENCLK = 1 ; // ePWM5
SysCtrlRegs .PCLKCR1. b i t .EPWM6ENCLK = 1 ; // ePWM6
SysCtrlRegs .PCLKCR1. b i t .EPWM7ENCLK = 1 ; // ePWM7
SysCtrlRegs .PCLKCR1. b i t .EPWM8ENCLK = 1 ; // ePWM8
// I n i t i a l i z e GPIO pins f o r ePWM1, ePWM2, ePWM3, ePWM4, ePWM5, ePWM6
// These f unc t i on s are in the F28M36x EPwm. c f i l e
InitEPwm1Gpio ( ) ;
InitEPwm2Gpio ( ) ;
InitEPwm3Gpio ( ) ;
InitEPwm4Gpio ( ) ;
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InitEPwm5Gpio ( ) ;
InitEPwm6Gpio ( ) ;
// Ca l cu la te the ePWM timer per iod in ” c l o ck counts ” based on c l o ck
f requency
//and de s i r ed sw i tch ing f requency .
per iod = sy s c l k / sw i t ch ing f r equency ; // ePWM timer per iod
// Ca lcu la te the r equ i r ed phase s h i f t f o r each o f the PWMs with
r e f e r e n c e to PWM 1.
// In t h i s example a l l o f the s i g n a l s are s h i f t e d equa l l y from each
other .
ps2=0;// per iod ∗phase/360+ o f f s e t ; // Phase
s h i f t f o r each ePWM
ps3=0;
ps4=0;
ps5=0;
ps6=0;
InitEPwm 1 ( ) ; //
I n i t i a l i z e each ePWM
InitEPwm 2 ( ) ;
InitEPwm 3 ( ) ;
InitEPwm 4 ( ) ;
InitEPwm 5 ( ) ;
InitEPwm 6 ( ) ;
}
void InitEPwm 1 ( )
{
EPwm1Regs .TBPRD = per iod ; // Set t imer per iod
EPwm1Regs .TBCTR = 0x0000 ; // Clear PWM counter
// Setup TBCLK
EPwm1Regs .TBCTL. b i t .CTRMODE = TB COUNT UP; // Count up
EPwm1Regs .TBCTL. b i t .PHSEN = TB DISABLE; // Disab le phase
load ing f o r the f i r s t ePWM
EPwm1Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ; // Clock r a t i o to
SYSCLKOUT
EPwm1Regs .TBCTL. b i t .CLKDIV = TB DIV1 ; // Same frequency as
main c l o ck
EPwm1Regs .TBCTL. b i t .SYNCOSEL = TB CTR ZERO; // Send sync output
s i g n a l when counter i s ze ro
// Setup compare
EPwm1Regs .CMPA. ha l f .CMPA = per iod ∗main duty1 ; // Set compare
r e g i s t e r s
// Set a c t i on s
EPwm1Regs .AQCTLA. b i t .CAU = AQ CLEAR; // Set PWM1A on Zero
EPwm1Regs .AQCTLA. b i t .ZRO = AQ SET;
// Active high complementary PWMs and Setup the deadband
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EPwm1Regs .DBCTL. b i t .OUTMODE = DB FULL ENABLE;
EPwm1Regs .DBCTL. b i t .POLSEL = DB ACTV HIC;
EPwm1Regs .DBCTL. b i t . IN MODE = DBA ALL;
EPwm1Regs .DBRED = deadtime ;
EPwm1Regs .DBFED = deadtime ;
}
void InitEPwm 2 ( )
{
EPwm2Regs .TBPRD = per iod ; // Set t imer per iod
EPwm2Regs .TBPHS. h a l f .TBPHS = ps2 ; //
∗∗∗ b i t becomes h a l f ??
EPwm2Regs .TBCTR = 0x0000 ; // Clear counter
// Setup TBCLK
EPwm2Regs .TBCTL. b i t .CTRMODE = TB COUNT UP; // Count up
EPwm2Regs .TBCTL. b i t .PHSEN = TB ENABLE; // Enable phase load ing
EPwm2Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ; // Clock r a t i o to
SYSCLKOUT
EPwm2Regs .TBCTL. b i t .CLKDIV = TB DIV1 ; // Same frequency as main
c l o ck
EPwm2Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ; // pass sync in to
sync out
// Setup compare
EPwm2Regs .CMPA. ha l f .CMPA = per iod ∗main duty2 ;
// i n i t i a l 50% duty r a t i o
// Set a c t i on s
EPwm2Regs .AQCTLA. b i t .CAU = AQ CLEAR; // Set PWM3A on Zero
EPwm2Regs .AQCTLA. b i t .ZRO = AQ SET;
// Active high complementary PWMs − Setup the deadband
EPwm2Regs .DBCTL. b i t .OUTMODE = DB FULL ENABLE;
EPwm2Regs .DBCTL. b i t .POLSEL = DB ACTV HIC;
EPwm2Regs .DBCTL. b i t . IN MODE = DBA ALL;
EPwm2Regs .DBRED = deadtime ;
EPwm2Regs .DBFED = deadtime ;
}
void InitEPwm 3 ( )
{
EPwm3Regs .TBPRD = per iod ; // Set t imer per iod
EPwm3Regs .TBPHS. h a l f .TBPHS = ps3 ; //
EPwm3Regs .TBCTR = 0x0000 ; // Clear counter
// Setup TBCLK
EPwm3Regs .TBCTL. b i t .CTRMODE = TB COUNT UP; // Count up
EPwm3Regs .TBCTL. b i t .PHSEN = TB ENABLE; // Enable phase load ing
EPwm3Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ; // Clock r a t i o to
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SYSCLKOUT
EPwm3Regs .TBCTL. b i t .CLKDIV = TB DIV1 ; // Same frequency as main
c l o ck
EPwm3Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ; // pass sync in to
sync out
// Setup compare
EPwm3Regs .CMPA. ha l f .CMPA = per iod ∗main duty3 ;
// i n i t i a l 50% duty r a t i o
// Set a c t i on s
EPwm3Regs .AQCTLA. b i t .CAU = AQ CLEAR; // Set PWM3A on Zero
EPwm3Regs .AQCTLA. b i t .ZRO = AQ SET;
// Active high complementary PWMs − Setup the deadband
EPwm3Regs .DBCTL. b i t .OUTMODE = DB FULL ENABLE;
EPwm3Regs .DBCTL. b i t .POLSEL = DB ACTV HIC;
EPwm3Regs .DBCTL. b i t . IN MODE = DBA ALL;
EPwm3Regs .DBRED = deadtime ;
EPwm3Regs .DBFED = deadtime ;
}
void InitEPwm 4 ( )
{
EPwm4Regs .TBPRD = per iod ; // Set t imer per iod
EPwm4Regs .TBPHS. h a l f .TBPHS = ps4 ; //
EPwm4Regs .TBCTR = 0x0000 ; // Clear counter
// Setup TBCLK
EPwm4Regs .TBCTL. b i t .CTRMODE = TB COUNT UP; // Count up
EPwm4Regs .TBCTL. b i t .PHSEN = TB ENABLE; // Enable phase load ing
EPwm4Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ; // Clock r a t i o to
SYSCLKOUT
EPwm4Regs .TBCTL. b i t .CLKDIV = TB DIV1 ; // Same frequency as main
c l o ck
EPwm4Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ; // pass sync in to
sync out
// Setup compare
EPwm4Regs .CMPA. ha l f .CMPA = per iod ∗main duty1 ;
// i n i t i a l 50% duty r a t i o
// Set a c t i on s
EPwm4Regs .AQCTLA. b i t .CAU = AQ CLEAR; // Set PWM3A on Zero
EPwm4Regs .AQCTLA. b i t .ZRO = AQ SET;
// Active high complementary PWMs − Setup the deadband
EPwm4Regs .DBCTL. b i t .OUTMODE = DB FULL ENABLE;
EPwm4Regs .DBCTL. b i t .POLSEL = DB ACTV HIC;
EPwm4Regs .DBCTL. b i t . IN MODE = DBA ALL;
EPwm4Regs .DBRED = deadtime ;
EPwm4Regs .DBFED = deadtime ;
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}
void InitEPwm 5 ( )
{
EPwm5Regs .TBPRD = per iod ; // Set t imer per iod
EPwm5Regs .TBPHS. h a l f .TBPHS = ps5 ; //
EPwm5Regs .TBCTR = 0x0000 ; // Clear counter
// Setup TBCLK
EPwm5Regs .TBCTL. b i t .CTRMODE = TB COUNT UP; // Count up
EPwm5Regs .TBCTL. b i t .PHSEN = TB ENABLE; // Enable phase load ing
EPwm5Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ; // Clock r a t i o to
SYSCLKOUT
EPwm5Regs .TBCTL. b i t .CLKDIV = TB DIV1 ; // Same frequency as main
c l o ck
EPwm5Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ; // pass sync in to
sync out
// Setup compare
EPwm5Regs .CMPA. ha l f .CMPA = per iod ∗main duty1 ;
// i n i t i a l 50% duty r a t i o
// Set a c t i on s
EPwm5Regs .AQCTLA. b i t .CAU = AQ CLEAR; // Set PWM3A on Zero
EPwm5Regs .AQCTLA. b i t .ZRO = AQ SET;
// Active high complementary PWMs − Setup the deadband
EPwm5Regs .DBCTL. b i t .OUTMODE = DB FULL ENABLE;
EPwm5Regs .DBCTL. b i t .POLSEL = DB ACTV HIC;
EPwm5Regs .DBCTL. b i t . IN MODE = DBA ALL;
EPwm5Regs .DBRED = deadtime ;
EPwm5Regs .DBFED = deadtime ;
}
void InitEPwm 6 ( )
{
EPwm6Regs .TBPRD = per iod ; // Set t imer per iod
EPwm6Regs .TBPHS. h a l f .TBPHS = ps6 ; //
EPwm6Regs .TBCTR = 0x0000 ; // Clear counter
// Setup TBCLK
EPwm6Regs .TBCTL. b i t .CTRMODE = TB COUNT UP; // Count up
EPwm6Regs .TBCTL. b i t .PHSEN = TB ENABLE; // Enable phase load ing
EPwm6Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ; // Clock r a t i o to
SYSCLKOUT
EPwm6Regs .TBCTL. b i t .CLKDIV = TB DIV1 ; // Same frequency as main
c l o ck
EPwm6Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ; // pass sync in to
sync out
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// Setup compare
EPwm6Regs .CMPA. ha l f .CMPA = per iod ∗main duty1 ;
// i n i t i a l 50% duty r a t i o
// Set a c t i on s
EPwm6Regs .AQCTLA. b i t .CAU = AQ CLEAR; // Set PWM3A on Zero
EPwm6Regs .AQCTLA. b i t .ZRO = AQ SET;
// Active high complementary PWMs − Setup the deadband
EPwm6Regs .DBCTL. b i t .OUTMODE = DB FULL ENABLE;
EPwm6Regs .DBCTL. b i t .POLSEL = DB ACTV HIC;
EPwm6Regs .DBCTL. b i t . IN MODE = DBA ALL;
EPwm6Regs .DBRED = deadtime ;
EPwm6Regs .DBFED = deadtime ;
}
void ADC customize ( )
{
EALLOW;
AdcRegs .ADCCTL2. b i t .ADCNONOVERLAP = 1 ; // Enable non−
over lap mode
AdcRegs .ADCCTL1. b i t . INTPULSEPOS = 1 ; // ADCINT1 t r i p s
a f t e r AdcResults l a t ch
AdcRegs . INTSEL1N2 . b i t . INT1E = 1 ; // Enabled ADCINT1
AdcRegs . INTSEL1N2 . b i t . INT1CONT = 0 ; // Disab le ADCINT1
Continuous mode
AdcRegs . INTSEL1N2 . b i t . INT1SEL = 1 ; // setup EOC1 to
t r i g g e r ADCINT1 to f i r e
AdcRegs .ADCSOC0CTL. b i t .CHSEL = 4 ; // s e t SOC0 channel
s e l e c t to ADCINA4
AdcRegs .ADCSOC1CTL. b i t .CHSEL = 2 ; // s e t SOC1 channel
s e l e c t to ADCINA2
AdcRegs .ADCSOC0CTL. b i t .ACQPS = 6 ; // s e t SOC0 sample
and hold window to 7 ADC Clock Cycles , (6 ACQPS plus 1)
AdcRegs .ADCSOC1CTL. b i t .ACQPS = 6 ; // s e t SOC1 sample
and hold Window to 7 ADC Clock Cycles , (6 ACQPS plus 1)
AdcRegs .ADCSOC0CTL. b i t .TRIGSEL = 2 ; // s e t SOC0 s t a r t t r i g g e r on
EPWM1A, due to round−rob in SOC0 conver t s f i r s t then SOC1
AdcRegs .ADCSOC1CTL. b i t .TRIGSEL = 2 ; // s e t SOC1 s t a r t
t r i g g e r on EPWM1A, due to round−rob in SOC0 conver t s f i r s t then SOC1
// EPWM1A i s 05h
// CPU timer 0 i s 01h
EDIS ;
EPwm1Regs .ETSEL. b i t .SOCAEN = 1 ; // Enable SOC on A
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group
EPwm1Regs .ETSEL. b i t .SOCASEL = 4 ; // S e l e c t SOC from
CMPA on upcount
EPwm1Regs .ETPS. b i t .SOCAPRD = 1 ; // Generate pu l s e on
1 s t event
}
//CPU timer 1 i s the t r i g g e r source f o r ADC read ings . Every time t h i s
i n t e r r up t i s t r i g g e r e d an ADC read ing i s a l s o t r i g g e r e d
i n t e r r u p t void cpu t ime r 1 i s r ( void )
{
//GPIO 14 i s used f o r debugging i n t e r r up t s
GpioDataRegs .GPASET. b i t .GPIO14 = 1 ;
//Acknowledge t h i s i n t e r r up t to r e c e i v e more i n t e r r up t s from group 1
PieCtr lRegs .PIEACK. a l l = PIEACK GROUP1; // Acknowledge i n t e r r up t
to PIE
//Clear GPIO 14
GpioDataRegs .GPACLEAR. b i t .GPIO14 = 1 ;
}
i n t e r r u p t void a d c i s r ( void )
{
//GPIO 13 i s used f o r debugging .
GpioDataRegs .GPASET. b i t .GPIO13 = 1 ; // GPIO13 = output
V1 = V1 + AdcResult .ADCRESULT0;
V2 = V2 + AdcResult .ADCRESULT1;
// I f 20 conve r s i on s have been logged , s t a r t over
i f ( ConversionCount == 7)
{
ConversionCount = 0 ;
V1 avg = V1/8 ;
V2 avg = V2/8 ;
V1 = 0 ;
V2 = 0 ;
}
e l s e ConversionCount++;
/∗
∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗ADD CONTROL CODE HERE∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
∗ The con t r o l takes the va lue s o f ”V1 avg” and ”V2 avg” and updates ”duty
” to perform con t r o l .
∗ The ”duty” va r i ab l e i s sent to the PWM r e g i s t e r s every time
cpu t ime r 0 i s r t r i g g e r s .
∗ Code should end with a l i n e l i k e :
∗ duty = . . .
∗
∗ i n t32 duty = per iod ∗main duty ;
∗ EPwm6Regs .CMPA. ha l f .CMPA = duty ;
∗ EPwm5Regs .CMPA. ha l f .CMPA = duty ;
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∗ EPwm4Regs .CMPA. ha l f .CMPA = duty ;
∗ EPwm3Regs .CMPA. ha l f .CMPA = duty ; 1
∗ EPwm2Regs .CMPA. ha l f .CMPA = duty ;
∗ EPwm1Regs .CMPA. ha l f .CMPA = duty ;
∗
∗/
// constant duty cy c l e t e s t i n g ( i n i t i a l )
in t32 duty1 = per iod ∗main duty1 ;
in t32 duty2 = per iod ∗main duty2 ;
in t32 duty3 = per iod ∗main duty3 ;
EPwm6Regs .CMPA. ha l f .CMPA = duty1 ;
EPwm5Regs .CMPA. ha l f .CMPA = duty2 ;
EPwm4Regs .CMPA. ha l f .CMPA = duty3 ;
EPwm3Regs .CMPA. ha l f .CMPA = duty3 ;
EPwm2Regs .CMPA. ha l f .CMPA = duty2 ;
EPwm1Regs .CMPA. ha l f .CMPA = duty1 ;
AdcRegs .ADCINTFLGCLR. b i t .ADCINT1 = 1 ; //Clear ADCINT1 f l a g
r e i n i t i a l i z e f o r next SOC
// In t e r rup t f l a g s with in the PIE module (PIEIFRx . y ) are automat i ca l l y
c l e a r ed when the i n t e r r up t vec to r i s f e t ched . The PIE
// acknowledge b i t f o r a g iven i n t e r r up t group , however , must be c l e a r ed
manually when ready to r e c e i v e more i n t e r r up t s from
// the PIE group . This i s done here f o r t h i s r ou t in e .
PieCtr lRegs .PIEACK. a l l = PIEACK GROUP1; // Acknowledge i n t e r r up t to PIE
//Clear GPIO 13 .
GpioDataRegs .GPACLEAR. b i t .GPIO13 = 1 ; // GPIO13 = output
re turn ;
}
i n t e r r u p t void cpu t ime r 0 i s r ( void )
{
//This i s some code that may be h e l p f u l implementing PWM fo r
i n v e r t e r s
//GPIO 15 can be used f o r debug .
GpioDataRegs .GPASET. b i t .GPIO15 = 1 ;
index++;
// f l o a t we l l = step ∗ index ;
f l o a t argument=step ∗ index ;
// f l o a t s inx = IQ29s in ( argument ) ;
// s inx = s inx / 536870912;+
// 0 .8 peak s i n e wave .
// f a c t o r o f 2 i s added to accommodate changes made in num points
main duty1 = 0 .5 + ( sq r t2 /4) ∗ s i n (2 ∗PI∗argument ) ;
main duty2 = 0 .5 + ( sq r t2 /4) ∗ s i n (2 ∗PI∗argument−PI∗ 2/3) ;
main duty3 = 0 .5 + ( sq r t2 /4) ∗ s i n (2 ∗PI∗argument+PI∗ 2/3) ;
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// Re s t r i c t main duty with in the range o f .2% to 90%
i f ( main duty1 < 0 .002 )
main duty1 = 0 . 0 0 2 ;
e l s e i f ( main duty1 > 0 . 9 )
main duty1 = 0 . 9 ;
i f ( main duty2 < 0 .002 )
main duty2 = 0 . 0 0 2 ;
e l s e i f ( main duty2 > 0 . 9 )
main duty2 = 0 . 9 ;
// i f ( main duty3 < 0 .002 )
// main duty3 = 0 . 0 0 2 ;
// e l s e i f ( main duty3 > 0 . 9 )
// main duty3 = 0 . 9 ;
#i f n d e f CONSTDUTY
int32 duty1 = per iod ∗main duty1 ;
in t32 duty2 = per iod ∗main duty2 ;
// in t32 duty3 = per iod ∗main duty3 ;
EPwm6Regs .CMPA. ha l f .CMPA = duty1 ;
EPwm5Regs .CMPA. ha l f .CMPA = duty2 ;
// EPwm4Regs .CMPA. ha l f .CMPA = duty3 ;
// EPwm3Regs .CMPA. ha l f .CMPA = duty3 ;
EPwm2Regs .CMPA. ha l f .CMPA = duty2 ;
EPwm1Regs .CMPA. ha l f .CMPA = duty1 ;
//EPwm1Regs .CMPA. b i t .CMPA = duty ;
#end i f
// i f ( index == 1)
// {
// GpioDataRegs .GPBCLEAR. b i t .GPIO40 = 1 ; //
Unfo lder Vout gnd connects to ground
// }
#i f n d e f CONSTDUTY
i f ( index==num points ) {
GpioDataRegs .GPBSET. b i t .GPIO40 = 1 ; //
Unfo lder Vout gnd connectes to Vin
}
#end i f
i f ( index == num points ) {
index = 0 ;
}
// Clear i n t e r r up t f l a g
PieCtr lRegs .PIEACK. a l l = PIEACK GROUP1; // Acknowledge i n t e r r up t to
PIE
//Turn o f f GPIO 15
GpioDataRegs .GPACLEAR. b i t .GPIO15 = 1 ; // GPIO11 = output
}
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